I. INTRODUCTION
In order to guarantee adequate decoupling of the pul sating component of grid power from the DC-link without using electrolytic capacitors, various solutions have been proposed in literature [1] [2] [3] [4] [5] [6] [7] . A comprehen sive review of those and other solutions is found in [8] .
Some of those solutions make use of at least one addi tional high switching frequency half bridge implementing the concept of Ripple Port, connected in parallel with the DC-link and independent from the grid interface section of the converter. This approach is effective but has the drawbacks of additional switching losses and higher part count.
Other solutions, such as the one considered in [6], [7] , and [9] achieve power decoupling without any ad ditional active components. However, the control of the power decoupling capacitors voltages is not completely independent from the grid voltage. As a consequence, the topology requires larger total capacitance, and causes the circulation of additional currents that increase the RMS current flowing in the full bridge.
The topology introduced in [10] uses a single power decoupling capacitor, however it poses tight constraints on its maximum and minimum voltage, and includes a DC link capacitor of considerable size. Moreover, the RMS current stress in the half-bridge that drives the power decoupling capacitor is higher than RMS of grid current. 
0.015 0.02 The topology proposed in this paper achieves a com pletely independent control of the voltage across a dedi cated power decoupling capacitor connected to the AC side of the converter through a couple of bidirectional switches, soft commutated at line frequency. The new solution offers a small required size of the power decoupling capacitor, without adding high switching frequency devices and at the same time reducing the RMS current stress in the main full bridge.
POWER DECOUPLING
The energy balance of a converter can be expressed as in eq.!, where E(t ) it the function of energy stored in the converter over time, to is an arbitrary instant of time, and Pin, Pout are the power flowing in and out of the converter.
E(t ) -E(t o)
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Assuming the power transferred from the DC source to the grid to be constant and equal to P, i.e. ideal power decoupling is in place, the inverter to operate at an arbitrary power factor and neglecting losses, the difference between the instantaneous powers flowing in and out the inverter is calculated as follows:
Where Vg is the RMS line voltage, P and Q are the active and reactive power injected from the converter to the grid, and w is line pulsation.
Substituting that in 1, the result is:
Energy stored in the reactive elements in a power con verter is a function of the voltages in capacitors and current in inductors. Energy stored in small size filter inductors and capacitors can usually be neglected, so that only a few capacitors are to be taken into account, generally the DC link capacitor and, if present, the capacitor of the ripple port.
"
Substituting 7 in 6 the result is a relation between voltages in power decoupling capacitors over time.
If only one power decoupling capacitor is used, as in the case of [1] and [10] , and the proposed topology, eq.9 directly yields its voltage waveform over time:
As pointed out in [1] , the sign of the voltage is unimpor tant.
A family of voltage waveforms that, if applied to the same capacitor, yield the same ripple power, for ditlerent values of Vo, is shown in figure 1.
Ill. PROPOSED TOPOLOGY

A. Description
The proposed topology, shown in figure 2, is made up by a full bridge grid interface, with the addition of a power decoupling capacitor which is alternatively connected to each grid terminal through the switches SI and S 2 .
The switches SI and S2 have to be capable of reverse voltage blocking. This can be achieved, for example, using two mosfet-IGBT connected in parallel or a combination of a diode bridge and a mosfet-IGBT. Another possibility, since capacitor current is equal to zero during the com mutation, is the use of TRIACs. This topology is able to provide power decoupling without a large DC link capacitor, while having significant advantages:
• Low total capacitance needed;
• High efficiency of the PWM H-bridge.
B. Steady-state analysis
The switches are operated at each zero crossing of grid voltage, in order to connect the power decoupling capacitor to the positive terminal of the grid. When SI is closed and S2 is opened, the steady state voltage modulated by the half-bridge connected to Ll is equal to the power decoupling capacitor voltage Vc, while the steady state voltage modulated by the other half bridge is equal to Vc -V�.
Voltages VI and V2 have to be controlled as follows:
Thus, the steady state currents h and h flowing in the half bridges bridge arms:
Since the capacitor is always connected to the positive terminal of the grid, the steady state voltage modulated by the half bridge that is not directly connected to the capacitor is always lower than the capacitor voltage, and equal to Vc(t ) -I Vg(t )l. This allows the maximum capacitor voltage to be equal to VDC, while the minimum capacitor voltage has to be higher than I Vg(t )l\ft , so that Vc(t ) -I Vg(t ) I is always higher than zero. The steady state voltage waveform Vc(t ) can be derived directly from eq.9:
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(15) Knowing power decoupling capacitor voltage and cur rent, grid voltage and current and eq.l 0-13, the steady state voltage and currents VI, V2, h, and h can be achieved.
The resulting waveforms are shown in figure 3.
C. Destructive interference
Since, as shown in eq.12 and 13, h is equal to 19(t ) + lc(t ) when Vg(t ) � 0, and 12 is equal to -l g(t ) + lc(t ) when Vg (t ) < 0, it follows that the current flowing in the half bridge directly connected to the power decoupling capacitor is equal to I lg(t )1 + lc(t ).
This destructive interference occurs both in case of active power in injected in or absorbed by the grid: in case of negative power, the current flowing in the half bridge directly connected to the power decoupling capacitor becomes -l lg(t )1 + lc(t ), but the capacitor current le also changes sign.
As can be seen in figure 3 , the first harmonic component of the capacitor current is almost opposite in phase with respect to the first harmonic of rectified grid current. Because of this, the RMS value of the current flowing in the half-bridge that drives both capacitor current and grid current is lower than the RMS current of the grid alone. For example, using the parameters indicated in figure 3 , the RMS value of grid current I gRM S is 4.35 A, while the RMS value of I lg(t )1 + lc(t ) is 3.95 A.
D. Reactive power capability
The injection in the grid of reactive power involves additional ripple power, and thus additional ripple energy that has to be stored in the power decoupling capacitor. This translates into a higher voltage ripple, and also a Since capacitor voltage is bound to be higher than rectified grid voltage, the capability of the converter to delivery power is dependent by the required displacement angle. Figure 5 shows the limits of the capability of the con verter, for a fixed value of power decoupling capacitance (in this case 40fLF), in the P-Q plane.
The destructive interference described precedently oc curs if only active power in injected in or absorbed by the grid, while, in case of purely reactive power transfer, the fundamental components of capacitor and rectified grid current are out of phase by �, so the RMS of the sum is bigger.
IV. CONTROL CONCEPT
A. Description of the system
Since the converter works in two different configuration, depending on which one of the power decoupling capacitor le Because of this, the same capacitor voltage controller can be used in both configurations, by alternately tying its output to the modulator of the half bridge that is directly I-__ _ VI connected to the capacitor (that is, the capacitor voltage switches is closed, the control system has to be able to function in both configurations, and to withstand the configuration change. The converter has to be able to regulate grid current, and to remove the DC current ripple regulating the power decoupling capacitor voltage by controlling the duty cycles of the two half bridges. The system is thus a MIMO, with two inputs and two outputs.
The voltages modulated by both half bridges have an influence on both grid current and power decoupling ca pacitor voltage; however the size of the power decoupling capacitor is such that its voltage is slowly changing, so that the action of the half bridge directly connected with the capacitor on grid current is slow. The system can thus be modelled by two SISO.
B. Equivalent circuits and control
The system can be represented by the equivalent circuits shown in figure 6 and 7.
The equivalent circuit for grid current is an LCL filter. Various control strategies for this kind of circuits are well known ([11],[12] ). In this case, a simple PI controller was used.
The equivalent circuit for power decoupling capacitor voltage control is a simple LC circuit, with the addition of a disturbance constituted by the grid current. Since grid current is low frequency, its action is negligible at control frequencies. Moreover, because of the size of C, the resonant frequency is low as well, and the controller can be as simple as a P. Since the scope is to prove the ripple cancellation equations introduced in section 11, in this case the ideal capacitor voltage waveform is used as reference for the controller.
C. Configuration change
Since the two inductors Ll and L2 have the same inductance, the system is symmetric, with the exception controller controls VI when Vc > 0 and V2 when Vc < 0). The same thing can also be done with the grid current controller, changing the sign of the controller gain after each configuration change.
In order for the controller to operate smoothly, not only the structure but also the state of the equivalent system seen by the controller has to be the same before and after the configuration change. In particular, the currents flowing in the inductors Ll and L2 have to be equal, since failure to do so results in unacceptable spikes in the grid current following the configuration change.
To easily achieve this, the active switches of both half bridges are quickly turned off prior to the configuration change, so that the converter is forced in DCM and both current are equal to zero when the change occurs. This also helps the commutation of SI and S2, since the capacitor current, being equal to the sum of h and 12, also is zero during switching.
In the period of time that goes from the turn off of the active components of the bridges to the closing of the next capacitor switch, the control action on grid current is suspended. For this reason, it is important that this operation is executed at the zero-crossing of grid voltage.
The filtering action of capacitor Cg helps to measure grid voltage, in order to correctly identify the moment of zero-crossing even in presence of noise on the grid side.
V. SIMULATION
A time domain simulation of the proposed topology was implemented using Simulink and PLECS toolbox. Simulation parameters are shown in table I. The resulting waveforms of current and voltage in the PWM bridge arms and DC current spectrum are shown in figure 9. The DC source was modelled as an ideal voltage source with no series impedance. The DC current spectrum confirms the correct power ripple decoupling within the converter.
VI. CONCLUSION
This paper introduces a new single phase AC/DC con verter, suitable for low voltage grid connection of DC sys tems, that is capable of active and reactive power injection and provides active power decoupling without a dedicated Ripple-Port and without a big DC link capacitor. Ripple power cancellation is achieved using a single decoupling capacitor alternatively connected to each terminal of the grid via two switches operated at grid frequency. A mathematical model useful to achieve the power decoupling capacitor voltage waveform is described, and a control scheme is proposed and validated in simulation.
Converter arms currents
The results show that this topology offers a consistent reduction of the RMS current flowing in the bridge arms, making it a promising solution for developing high power density single-phase ACIDC converters, capable of bidi rectional power flow.
